Part Number Hot Search : 
LR1122B CLE535W D3Z2V4BF CA3049 SKIIP2 TS272CD 5KE110 IN74AC
Product Description
Full Text Search
 

To Download LS7340 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 UL
(R)
LSI/CSI
LS7339-7340
(631) 271-0400 FAX (631) 271-0405 January 2003
LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747
A3800
AUTO SHUT-OFF AC POWER SWITCH WITH PROGRAMMABLE TIMER
FEATURES: * Phase-Lock Loop Synchronization allows use in Wall Switch Applications. * PLL accuracy delivers Pure AC Power. * Timer programmable with external R-C. * ON input switches AC Power On and starts Timer. * OFF input switches AC Power Off. * 50/60Hz Line Frequency. * +12V to +18V Operation (VSS - VDD). * LS7339, LS7340 (DIP); LS7339-S, LS7340-S - See Figure 1 APPLICATIONS: * AUTO SHUT-OFF TIMER for appliances such as coffee pots, curling irons, hair curlers, electric blankets, hand dryers. * TIMED-ON WALL SWITCH for incandescent lighting and heat lamps. DESCRIPTION: The LS7339 and LS7340 are MOS integrated circuits designed to turn a triac On and Off in a Power Switch for AC loads. Activation of the ON input will always turn the triac On and start a Timer. The triac remains On for the duration of the Timer which is controlled by an external R-C connected to the OSCILLATOR input. Activation of the OFF input will always turn the triac Off. The two ICs differ only in the width of the TRIG pulse used to trigger the triac. (See I/O Description, Pin 4.) In a typical application (Figure 5), the output of the LS7339 drives the gate of a triac in series with the load. Because the LS7339 is accurately synchronized to the line frequency with a phase-lock loop, the power delivered by the triac to the load is pure AC, allowing use with inductive loads such as motors and transformers. There are two states through which the LS7339 can be stepped. The states and their corresponding operating modes, phase angles, and delivered power levels are shown in Table 1. TABLE 1 (See Figures 2 and 3) OPERATING MODE PHASE ANGLE, o % LOAD POWER (1) STATE 0 OFF No Output 0 STATE 1 Timed-On 159 99
PIN ASSIGNMENT - TOP VIEW
ON
1
8
SYNC
LSI
LS7339/7340
OFF
2
7
CAP
VDD (-V)
3
6
OSC
TRIG
4
5
VSS (+V)
FIGURE 1
If left in STATE 1, after a time-out period determined by the frequency set at the OSC input (See I/O Description, Pin 6), the circuit automatically steps to STATE 0. If the ON input transitions to logic 0 before completion of the time-out period in STATE 1, the Timer is restarted, beginning a new time-out INPUT/OUTPUT DESCRIPTION: ON (Pin 1) - See NOTE 1 A logic 0 applied to this input for a minimum of three SYNC cycles, TS1 (50ms for 60Hz, 60ms for 50Hz), turns TRIG On and starts a Timer. Upon completion of the Time-out, TD1, TRIG turns Off. While the Time-out is in progress a new transition to logic 0 at this input for a minimum of three SYNC Cycles, TS1, restarts the Timer. This input is designed for Touch or Switch control. (See Figure 5.) OFF (Pin 2) - See NOTE 2 A logic 0 applied to this input for a minimum of three SYNC cycles, TS1, turns TRIG Off. This input is designed for Switch control only. (See Figure 5.) VDD (Pin 3) Supply voltage negative terminal. TRIG (Pin 4) TRIG is a negative going pulse occurring once every half cycle of the SYNC input. Pulse width is 1ms (LS7339) or 33s (LS7340). The LS7339 wide pulse width may be required for inductive loads. The LS7340 narrow pulse width allows use of a smaller value of C2 power supply capacitor. (See Figure 5.) VSS (Pin 5) Supply voltage positive terminal. OSC (Pin 6) An R-C network connected to this input controls the frequency of oscillation which determines the Time-out, TD1, in State 1. TD1 is approximately 255RC. The Oscillator is active only in State 1. Chip to chip Oscillation Tolerance is 10% for fixed value of RC. Tie Pin 6 to VSS if a Time-out is not desired. (See Figure 5.)
(1) The percentage of full power delivered to a resistive load by the triac switch. OPERATING DESCRIPTION: Upon power up, internal power-on-reset starts the LS7339 in STATE 0. When the ON input transitions to logic 0, the circuit steps to STATE 1. When the OFF input transitions to logic 0, the circuit steps to STATE 0. When implemented as shown in the application example (Figure 5), this is accomplished by the momentary switching of the appropriate input to VDD through S1. STATE 1 is a quasi-stable state.
7339-012703-1
CAP (Pin 7) The CAP input is for external component connection for the PLL filter capacitor. (See Figure 5.) SYNC (Pin 8) The AC Line Frequency (50/60Hz) is applied to this input. The Phase-Lock Loop synchronizes all internal timings to the AC signal at the SYNC input. (See Figure 5.) NOTE 1: ON will function as described if OFF is at logic 1. If OFF is held at logic 0, the transitions at ON will not cause the output to turn On. NOTE 2: OFF will function as described if ON is at logic 1. If ON is held at logic 0, the transitions at OFF will not cause the the output to turn Off.
SYNC
o
TRIG
Tw
Tw
FIGURE 2. OUTPUT CONDUCTION ANGLE, O
FIGURE 3. OUTPUT PHASE ANGLE O VS ON AND OFF
ON
TS1 OFF
TS1
TS1 TD1
TS1
TD1
159/STATE 1
159/STATE 1 OFF/STATE 0
TS1
159/STATE 1
O
OFF
OFF
OFF
FIGURE 4. LS7339/7340 BLOCK DIAGRAM
SYNC
8
BUF
PHASELOCK LOOP
SYNC PHASE-ANGLE POINTER DIGITAL COMPARATOR DRIVER 4 TRIG
CAP
7
ON
1
BUF
CONTROL LOGIC
o DECODE
OFF
2
BUF
OSC V SS V DD
6
OSC/TIMER
5 3
(+V) (-V)
The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.
7339-012703-2
ABSOLUTE MAXIMUM RATINGS: PARAMETER DC supply voltage Any input voltage Operating temperature Storage temperature SYMBOL VSS - VDD VIN TA TSTG VALUE +20 VSS - 20 to VSS + 0.5 0 to +85 -65 to +150 UNIT V V C C
DC ELECTRICAL CHARACTERISTICS: (TA = 25C, all voltages referenced to VDD) PARAMETER Supply Voltage Supply Current SYMBOL VSS ISS MIN +12 TYP 1.6 MAX +18 2.2 UNIT V mA CONDITIONS VSS = +15V, Output off
Input Voltages SYNC Lo SYNC Hi ON Lo ON Hi OFF Lo OFF Hi Input Current SYNC, ON & OFF Hi SYNC, ON & OFF Lo TRIG Hi Voltage TRIG Lo Voltage TRIG Sink Current
VIRL VIRH VIOL VIOH VIVL VIVH
0 VSS - 5.5 0 VSS - 2 0 VSS - 2
-
VSS - 9.5 VS S VSS - 8 VSS VSS - 8 VSS
V V V V V V
-
IIH
-
-
110
uA
With Series 1.5M Resistor to 115VAC
IIL VOH VOL IOS
25
VSS VSS - 8 -
100 -
nA V V mA
VSS = +15V VSS = +15V, VOL = VSS - 4V
TRANSIENT CHARACTERISTICS (See Fig. 2 and 3) (All timings are based on Fs = 60Hz, unless otherwise specified.) PARAMETER SYNC Frequency ON/OFF Sense Time TRIG Pulse Width (LS7339) (LS7340) STATE 1 Time-out SYMBOL Fs Ts1 MIN 40 50 TYP MAX 70 Infinite UNIT Hz ms
Tw Tw TD1
-
1.0 33 255RC
-
ms s s
TABLE 2. COMPONENT FUNCTIONAL DESCRIPTION FOR FIGURE 5 COMPONENTS Z1, D1, R1, C2, C3 R2, C4 C1, L1 C5 R5 R6, R7, C6 R3, R4 S1
7339-012703-3
FUNCTIONAL DESCRIPTION DC Power Supply. Current limit and filter AC for SYNC input. RFI filtering for AC Mains. PLL filter capacitor. Current limiting and isolation between the IC output and Triac Gate. Oscillator R-C network. Potentiometer R6 required only if providing user adjustment of Time-out, TD1. Pullup resistors to establish normally inactive condition of ON and OFF inputs. Momentary Double Throw Switch used to activate appropriate input.
FIGURE 5. A TYPICAL AUTO SHUT-OFF AC POWER SWITCH
P SEE NOTE 2
G
R5 R3 + S1 C3 OFF 4 3 2 OFF 1 ON ON R4
R8 C7
MT1
T1
MT2
Z1 D1
L1 C2
AC MAIN S
C1
R2
TRIG V DD R6 R1 V SS 5 A B LOAD SEE NOTE 1 R7 C6 + OSC 6
LS7339 CAP SYNC 7 8 C5 C4
N
NOTES: 1. Use Connection A when Neutral is not available. Use Connection B when Neutral is available. 2. Snubber Network C7, R8 may be required for some inductive loads. 3. See Table 2 for Component Functional Description. 115VAC (1)(3) R1 (2)(4) R1 R2 R3 R4 R5 R6 R7 R8 C1 (1) C2 (2) C2 (3) C2 (4) C2 (1)(2) C3 (3)(4) C3 C4 C5 C6 C7 Z1 D1 L1 (7)T1 220VAC
FIGURE 6. PRODUCING VERY LONG TIME-OUTS BY PULSE MODULATING THE OSCILLATOR
-V R2 Oscillator Components 4 TRIG D1 R1 Waveform A +V VSS D2 R3 C2 + 5 3 2 VDD OFF LS7339 OSC CAP SYNC 6 7 8 1 ON
150, 1W 360, 2W 82 82 1.5M 1.5M 100k 100k 100k 100k 100 100 (5)(6) (5)(6) (5)(6) (5)(6) 1.8k, 1W 1.8k, 2W 0.15F, 200V 0.15F, 400V 1.0F, 200V 0.47F, 400V 0.47F, 200V 0.22F, 400V 0.33F, 200V 0.22F, 400V 0.22F, 200V 0.1F, 400V 100F 100F 47F 47F 470pF 470pF 0.047F 0.047F (6) (6) 0.1F, 200V 0.1F, 400V 15V, 1/2W 15V, 1/2W 1N4148 1N4148 100H 200H Q4008L4 Q5004L4
CD4093 C1 = 0.1F -V T1 Waveform A T2 Waveform B T1 T1 R1 C1 T2 (R1 + R2)C1 Period = T1 + T2 Pulse Duty Cycle = T1/Period Waveform B (Pulse Modulator)
Inverse of Pulse Duty Cycle = Period/T1 = 1 +T2/T1 = 2 + R2/R1
DESCRIPTION: The Oscillator resistor is normally returned to the negative terminal of the DC Supply. If this resistor is returned to a negative-going pulse instaed, the Oscillator R-C effectively becomes multiplied by the inverse of the Pulse Duty Cycle because the Oscillator R-C can chamge only while the pulse is present. (Pulse Modulation) In Figure 6, The Oscillator R is R3, the Oscillator C is C2 and the Pulse Modulator is Waveform B through isolation diode D2. The Multiplier, M = 2 + R2/R1 (the inverse of the Pulse Duty Cycle). EXAMPLE: R3 = 5.1M, C2 = 1.0uF, Pulse Modulator = Waveform B and desired TD1 = 8 hours = 28,800 seconds. Since TD1 = 255 x M x R3 x C2, M calculates to be 22 for the selected Oscillator Components. With M = 22, R2/R1 = 20. If R2 = 3M, R1 = 150k
(1) LS7339, Connection A (7) Typical (2) LS7339, Connection B (3) LS7340, Connection A (4) LS7340, Connection B (5) 100k (R6 + R7) 10M (6) (R6 + R7)C6 5ms All Resistors 1/4W, all Capacitors 25V
7339-012703-4


▲Up To Search▲   

 
Price & Availability of LS7340

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X